
Universal Development Board™ Reference Manual
Copyright Digilent, Inc. All rights reserved.
Other product and company names mentioned may be trademarks of their respective owners.
The following tables give the signal locations on the PIM bus headers to which the Pmod connector pins are wired.
9.1 Pmod Connector JA
9.2 Pmod Connector JB
10 Serial EEPROM
A 25LC256 256K (32K x 8) serial EEPROM, IC7, is included for nonvolatile firmware storage. It is also used to
demonstrate the SPI bus operation. Note, this EEPROM is only present on Rev E and later boards.
This EEPROM is connected to the SPI 2 position on the PIM bus. It is connected to the signals: RG6/PMPA5/SCK2,
RG7/PMPA4/SDI2 and RG8/PMPA3/SDO2. The chip select (CS) of the EEPROM is accessed via signal RD12 on the
PIM bus.
Jumper JP1, labeled SPI EEPROM Enable, is used to enable/disable the EEPROM. Remove the shorting block on JP1
to disable the EEPROM. When the shorting block is removed, the EEPROM is held disabled and its other signals will
be tristated. When the shorting block is installed on JP1, the CS pin is connected to PIM bus signal RD12 and the
EEPROM can be enabled by driving RD12 low.
Comentários a estes Manuais